

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 258 834 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
20.11.2002 Bulletin 2002/47

(51) Int Cl.7: G06T 7/00

(21) Application number: 01111670.4

(22) Date of filing: 14.05.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

- Schmidt, Sebastian
01127 Dresden (DE)
- Schedel, Thorsten
01129 Dresden (DE)

(71) Applicant: Infineon Technologies AG
81669 München (DE)

(74) Representative: Epping Hermann & Fischer
Ridlerstrasse 55
80339 München (DE)


(72) Inventors:
• Heine, Rolf
01109 Dresden (DE)

(54) Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer

(57) In an alignment or overlay measurement of patterns on a semiconductor wafer (1) an error occurring during performing a measurement in one of a predefined number of alignment structures (20) in an exposure field (2) of a corresponding predefined set of exposure fields (10) can be handled by selecting an alignment structure (21b) in a substitute exposure field (11). This exposure field (11) needs not to be part of the predefined set of exposure fields (10), i.e. an inter-field change (101). Thus, the number of alignment measurements on a wa-

fer remains constant and the quality is increased. Alternatively, when using another alignment structure (21a) in the same exposure field (10, 11), i.e. an intra-field change (100), the method becomes particularly advantageous when different minimum structure sizes are considered for the substitute targets (21a). Due to the different selectivity in e.g. a previous CMP process, such targets (21a) might not erode and do not cause an error in a measurement, thus providing an increased alignment or overlay quality.

Fig. 1



EP 1 258 834 A1

Description

[0001] The present invention relates to a method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer, which comprises a set of exposure fields having a fixed number of fields being selected for said alignment measurement, each of said exposure fields being provided with at least one alignment structure.

[0002] Throughout this document the term alignment structure refers to any measurement mark used for identifying absolute or relative positions on a semiconductor wafer, e.g. alignment marks for aligning a wafer on a stage in an exposure tool or overlay targets for comparing the deviation of two patterns in different layers or registration marks for measuring absolute positions on a wafer by comparison with reference data, which can originate from a library or a reference wafer.

[0003] Due to the rapidly decreasing minimum structure sizes of integrated circuits, strong requirements are set to the minute exposure of a semiconductor wafer with a mask pattern. An accurate overlay is commonly accomplished by aligning a dedicated alignment mark that has been structured on the wafer surface in a previous exposure step, i. e. the recent layer, with another alignment mark being associated with a mask pattern to be projected onto the wafer in the current step.

[0004] In an exposure tool, this alignment of the semiconductor wafer is performed prior to exposure by a position comparison of the structured alignment mark of the recent layer with the virtual, not yet projected alignment mark of the current layer.

[0005] After exposure, the accurateness of the performed alignment can be monitored in an overlay tool, where the position of associated alignment marks - both now being structured in subsequent layers - can be measured in x- and y-direction, and the difference between them then being compared with a threshold value.

[0006] Current overlay specifications require a maximum overlay tolerance of 35 - 50 nm in the case of high-end products. The alignment marks, of which the position differences are measured during exposure alignment or overlay control, are commonly positioned in the scribelines, or frames of each exposure field on the wafer. A common alignment procedure during exposure is to select a set of exposure fields already structured in the previous exposure step having a predefined number of position. In each of these, e.g. nine exposure fields, four alignment marks are measured in x- and y-direction and compared against their virtual counterpart through the optics. Having determined the position differences, shift, scaling, and rotation of the current layer to be projected with respect to the previous layer is known and the position and movement of the wafer stage can be adjusted.

[0007] The information associated with the selected set of exposure fields determined for alignment is com-

monly tabulated and read out by the alignment control software, which automatically performs each of the alignment measurement steps.

[0008] A similar procedure is valid for the overlay control. In several post-processing steps such as chemical-mechanical polishing (CMP) or etching, the alignment marks structured in a previous exposure step are often damaged or obscured, particularly if some process change occurred. In these cases, the structure of the alignment marks has to be adapted to the process and changes therefore may lead deteriorated alignment marks. Thus, a sufficient alignment procedure, or overlay control, is in many instances not feasible, particularly if the processes described above occur systematically, e. g. at the wafer edges. Therefore, the alignment quality decreases resulting in a lowered wafer yield.

[0009] To circumvent this, overlay or alignment control programs commonly flag other signals if preselected exposure fields and alignment marks cannot be detected or give two poor measurement signals. Unfortunately, the system then needs operator input how to proceed with the present case, which consumes expensive time and requires larger operator staff.

[0010] It is therefore a primary objective of the present invention to decrease the time needed for an alignment measurement or overlay measurement of a semiconductor wafer and to increase the wafer yield.

[0011] The objective is solved by a method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer, which comprises a set of exposure fields having a fixed number being selected for said alignment measurement, each of said exposure fields being provided with at least one alignment structure, comprising the steps of providing the semiconductor wafer to a processing tool for performing said alignment measurement, selecting a first alignment structure in a first one of the set of exposure fields having a fixed number, performing an offset measurement using said first alignment structure, with issuing an error signal representing the case that said offset measurement either is not feasible due to a poor alignment structure quality or provides an offset beyond a tolerance range, selecting a second exposure field in response to said error signal at a substitute, which is not included in the set of exposure fields on said semiconductor wafer with the exception of the first exposure field, selecting a second alignment structure in said second exposure field, performing an offset measurement using said second alignment structure, and continuing with measuring a second relative offset of an alignment structure in a next exposure field of said set of exposure fields.

[0012] According to the present invention, a different alignment structure, or alignment mark equivalently, is selected if the measurement of the position offset cannot be carried out. For example, this may be due to the obscuring or damaging effects as mentioned above. Instead of signalling an alarm to the operator for, e. g. in-

interrupting the exposure process, a substitute alignment structure is chosen, which provides a still sufficient amount of data for performing the adjustment determination during the alignment step, or a full characterization of the overlay quality in a metrology inspection.

[0013] In order to retain the positions of the alignment mark across the wafer map as far as possible constant, the second alignment structure selected can be chosen from the same exposure field where the error occurred. Since the measurement of an additional alignment mark requires only a few seconds, while the overall quality is retained, a large amount of time is saved as compared with an operator intervention.

[0014] Most preferably, the alignment mark chosen from the same exposure field has a position in the vicinity of the damaged or obscured alignment structure. But the second alignment structure may also be selected from a different exposure field, which is not part of the set of exposure fields being preselected. In this case, the total number of selected exposure fields is also retained holding the amount of positional information constant that is necessary to perform the alignment.

[0015] The present method is preferably implemented in overlay or alignment control programs selecting the necessary exposure fields and alignment marks positions from a stored table. If the error signal is issued which represents the problem of poor alignment structure quality or offset tolerance violation, a substitute exposure field and alignment mark position which is preferably stored in the same table previously, thereby being associated with the initial fixed set of exposure fields and alignment marks. In such an example, each exposure field of the set of exposure fields has its own substitute exposure field.

[0016] The present method is applicable to any alignment or overlay measurement of a process tool in semiconductor wafer manufacturing. It is not restricted to exposure tools or overlay metrology tools, but can also be used in, e. g. alignment procedures for other metrology tools like defect inspection, scanning electron microscopes, or processing tools needing an alignment because they affect distinct parts of the wafer surface.

[0017] The position of the second exposure field with respect to the first exposure field can advantageously be adapted to the problem that is to be expected by the damaging or obscuring process, for example it can be the next exposure field in the same row of the wafer map, or it can generally be chosen to be the next exposure field in the direction of the wafer centre or vice-versa. It is also possible that the second exposure field is randomly chosen, thereby always considering that an exposure field already being a member of the fixed number of exposure fields being preselected must not be measured twice. In a further aspect, the case that the second alignment mark also reveals problems with obscuration or damage is considered. According to the present invention, a third exposure field with a third alignment structure is then selected for performing the

offset measurement of the alignment marks from the different layers. The procedure of selecting even further exposure fields as a substitute can be continued until a threshold number of substitute fields representing the case that obviously any alignment mark is obscured, or perhaps a wrong mask pattern is projected onto the already structured wafer surface.

[0018] A method for refining the idea of the present invention concerning a self-learning system using the results of repeatedly performing the method of the present invention as input to a neural network is considered. The neural network is trained using the steps according to the method of the present invention. If, for example, selected exposure field repeatedly result in a mismeasurement or flyer resulting in a misalignment, it reacts by altering the selection of substitution fields or even the predefined set of exposure fields. The same is valid for the selection of the alignment marks in an exposure field. This idea can also be implemented by fuzzy logic.

[0019] Since an alignment and overlay quality can be retained or even enhanced due to the selection of exposure fields and their substitutes, the wafer yield is increased and the time spent in system maintenance or repair is advantageously reduced.

[0020] Further advantages and aspects are evident from the dependent claims.

[0021] The invention will be better understood by reference to the following description of embodiments of the invention taken in conjunction with the accompanying drawings, wherein

figure 1 shows a first alignment structure with poor quality initiating a selection of a different alignment structure in the same field (lower left) or in another field (lower right),

figure 2 shows an exposure field map of a semiconductor wafer with a 1 designating exposure fields with alignment marks being selected for a measurement, and a 2 or a 3 designating substitutes,

figure 3 shows a graph established for matching substitute targets with standard targets.

[0022] An alignment structure 20 embodied as an overlay target to be measured in a metrology tool, which has poor quality due to previous processing steps, is shown in the upper portion of figure 1. The alignment structure 20 is positioned in the upper left corner of the scribeline of each exposure field 2 of a semiconductor wafer 1. In this example the alignment structure 20 consists a) of 4 quadratically arranged twin-trenches formed in a previously structured deep trench layer of a 0.14 μm DRAM-pattern to form a reference target 31, and b) of four smaller equally structured bars in a resist layer, which is the gate contact layer, inside the square given in a) to provide a resist target 30.

[0023] An overlay measurement comprises measur-

ing a deviation of the centre of the resist target 30 with respect to the already structured reference target 31 of the previously formed layer. While the resist pattern 30 is clearly visible on the SEM-image in the upper portion of figure 1, the reference target 31 of the previously structured layer reveals a poor structure contrast due to e.g. a local focus spot having occurred during a recent exposure or due to chemical mechanical polishing (CMP), thereby being obliterated.

[0024] If the alignment structure 20 is located an exposure field 2, which is part of the set of exposure fields 10 being selected for an alignment measurement, as shown in figure 2, the measurement of x-y-deviations in centre positions of the respective layer patterns 30, 31 are hard to be carried out. In particular, the centre position of reference target 31 of the previously structured pattern is hard to be determined. The control unit of the metrology tool therefore generates an error signal indicating that an offset measurement is not feasible since either the alignment structure provides poor quality or cannot be detected at all. The error signal is then evaluated by the control program, which has access to a table comprising the position of a second alignment structure 21b in a substitute exposure field 11, which is uniquely associated with the previous exposure field 10. The relative position inside the exposure field 10, 11 is the same for both alignment structures 20, 21b.

[0025] If particularly local phenomena like focus spots led to the problem of obliteration of the alignment structure 20, the probability that an alignment measurement can be performed in the corresponding alignment structure 21b of an exposure field sufficiently far away is considerably larger than in the first exposure field. In the case of the alignment structure 21b in the lower right corner of figure 1 both centre positions, i.e. the centre position of the resist target 30 and of the twin-trench reference target 31b, can easily be measured, and thus an accurate overlay determination can be achieved. Therefore, the inter-field change 101 in figure 1 as performed by the metrology tool control program in response to the error signal provides a high degree of automation, thereby saving time and improving product quality.

[0026] In figure 1 another embodiment of the present invention is shown in the lower left corner. The control program of the metrology tool recognizes from the error signal content, which originates from a detection of poor quality in the alignment structure 20, that the problem with the twin-trench reference target 31 is particularly due to effects of chemical mechanical polishing (CMP). The problem can be circumvented by switching from the alignment target 20 with twin-trench reference targets 31 having a structure width of 0,4 μm to another alignment structure 21a in an exposure field 11, which is essentially the same as the exposure field 10 that has a trench reference target 31a with a structure width of 1,2 μm (with a single-trench).

[0027] This may be advantageous, if larger structure sizes do not suffer such as strong as in the case of small

structure sizes. In this embodiment, the second alignment structure 21a has a distance of approximately 60 μm from the first alignment structure 20 having poor quality. The position of this second alignment structure 21a is also stored in a reference table used by the metrology tool control program to drive the optics to this position.

[0028] Thus, combined with the advantages of advanced process control providing information of possible problems occurring during recent processes including CMP or exposure, the control program of the metrology tool is able to determine whether to perform an inter-field change 101 or an intra-field change 100.

[0029] It is also possible to combine both changes 100, 101 i.e. first to try out intra-field changes 100, and if this change provides no improvement, then second followed by an inter-field change 101.

[0030] A further improvement is achieved by applying corrections due to a measured reproducible offset between the intra-field substitute targets 21a and the standard targets 20 into the control overlay measurement. A corresponding measurement is shown in figure 3. There, an offset of -1 nm in overlay accuracy between the gate contact alignment pattern 30a of the alignment structure 21a as a substitute and the corresponding gate contact pattern 30 of the standard alignment structure 20 has been determined. The corresponding difference in y-direction amounts to +4 nm. These results may be used as input corrections for those alignment measurements, where the first alignment structure 20 cannot be measured due to poor quality and is therefore skipped in favour of the substitute alignment structure 21a. As expected, these offsets are considerably smaller than typical overlay specifications 200 amounting to +/- 60 nm. The values provided above were measured for the same lot, where both alignment structures 20, 21a provided feasible measurements.

[0031] As is also shown in figure 2 the second substitute exposure fields 11 of the nine selected exposure fields 10 do not require relative positions to the originating exposure field 10, which are arranged systematically, e.g. the next field to the right in all cases. Rather, they may individually be chosen by experience, or by implementing neural networks. This is particularly advantageous, if certain exposure fields repeatedly deliver mismeasurements, or if a certain relative position of a substitute exposure field 11 repeatedly provides high quality overlay measurements. The selected set may then be altered by incorporating the substitute exposure field 11 into the set, and by sorting out the exposure field 10 hitherto uniquely associated with it.

[0032] As a byproduct an operator is implicitly informed, that certain exposure fields are afflicted with problems, which is due to previous processing. This helps to faster identify the cause, e.g. locally enhanced particle contamination, chuck problems, lens problems etc. of the exposure tool or any other process tool in the fab.

List of reference numerals

[0033]

1	semiconductor wafer	5
2	exposure field	
10	exposure field selected for alignment measurement, first said of exposure fields	
11	substitute exposure fields, second exposure field	10
12	further substitute exposure field, third exposure field	
20	alignment structure selected for alignment measurement	
21a	substitute alignment structure in same exposure field, second alignment structure	15
21b	substitute alignment structure in other exposure field, second alignment structure	
30	alignment pattern in first layer	20
31	alignment pattern in second layer	
31a	alignment pattern of substitute structure with different size	
31b	alignment pattern in second layer of substitute structure with same size	
100	intra-field change	25
101	inter-field change	
200	overlay specification tolerance	

Claims

1. Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer (1), which comprises a set of exposure fields (10) having a fixed number being selected for said alignment measurement, each of said exposure fields (10) being provided with at least one alignment structure (20), comprising the steps of:
 - providing the semiconductor wafer (1) to a processing tool for performing said alignment measurement,
 - selecting a first alignment structure (20) in a first exposure field (10) of the set of exposure fields (10) having a fixed number,
 - performing an offset measurement using said first alignment structure (20), with issuing an error signal representing the case, that said offset measurement either is not feasible due to a poor alignment structure quality or provides an offset beyond a tolerance range (200),
 - selecting a second exposure field (11) in response to said error signal as a substitute, which is not included in the set of exposure fields on said semiconductor wafer (1) with the exception of the first exposure field (10),
 - selecting a second alignment structure (21a, 21b) in said second exposure field (11),

- performing an offset measurement using said second alignment structure (21a, 21b),
- continuing with measuring a second relative offset of an alignment structure in a next exposure field of said set of exposure fields (10).

2. Method according to claim 1, **characterized in that** said second exposure field (11) is the same as the first exposure field (10).

3. Method according to claim 1, **characterized in that** said second exposure field (11) is different from the first exposure field (10).

4. Method according to claim 2, **characterized in that** the second alignment structure (21a) in the same exposure field (10, 11) is selected, such that the relative distance between the first (20) and second alignment structure (21a) is more than 10 microns and less than 100 microns.

5. Method according to anyone of claims 2 or 4, **characterized in that** the second alignment structure (21a) is selected, such that the dimension of its minimum linewidth is different from the minimum linewidth of the first alignment structure (20) by at least 20 percent.

6. Method according to anyone of claims 2 to 5, **characterized by**
 - issuing an error signal when performing the offset measurement using said second alignment structure (21a) representing the case, that said offset measurement either is not feasible due to a poor alignment structure quality or provides an offset beyond a tolerance range,
 - selecting a third exposure field (12) in response to said error signal as a substitute, which is not included in the set of exposure fields on said semiconductor wafer (1) with the exception of said first exposure field (10),
 - performing an offset measurement using a third alignment structure (21b).

7. Method according to anyone of claims 1 to 6, **characterized in that** said processing tool is an exposure tool, and said alignment measurement is performed to provide a wafer stage adjustment.

8. Method according to anyone of claims 1 to 6, **characterized in that** said processing tool is an overlay metrology tool, and said alignment measurement is performed to

control the quality of a recent manufacturing process carried out on said semiconductor wafer (1).

9. Method for performing a series of alignment measurements of each two patterns in different layers on a semiconductor wafer (1), which comprises a set of exposure fields (10) having a fixed number being selected for said alignment measurement, each of said exposure fields being provided with at least one alignment structure (20),
characterized in that
- a neuronal network is trained using the steps of any claim from 1 through 8,
 - a signal is issued by said neuronal network in case that an error signal is detected repeatedly in offset measurements in different layers for at least one exposure field (10) of said semiconductor wafer (1),
 - the selection of said set of exposure fields (10) is altered in response to said signal.

25

30

35

40

45

50

55

Fig. 1




Fig. 2





Fig. 3





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 11 1670

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	US 6 043 134 A (BISHOP CHRISTOPHER C) 28 March 2000 (2000-03-28) * column 1, line 10-61 * * column 3, line 1 - line 67 *	1,9	G06T7/00
A	US 5 621 813 A (PAN DAVID S ET AL) 15 April 1997 (1997-04-15) * column 2, line 28 - line 55 * * column 3, line 5 - line 8 *	1,9	
A	US 6 068 954 A (DAVID DOUG) 30 May 2000 (2000-05-30) * column 1, line 17 - line 26 * * column 1, line 58 - column 2, line 6 * * column 3, line 6 - line 23 * * column 5, line 12 - line 26 *	1	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			G06T
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
BERLIN		10 October 2001	Kröner, S
CATEGORY OF CITED DOCUMENTS			
<p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date C : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPC FORM 1503 03/02 (P4/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 11 1670

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

10-10-2001

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 6043134	A	28-03-2000	NONE	
US 5621813	A	15-04-1997	NONE	
US 6068954	A	30-05-2000	US 6259525 B1	10-07-2001
			US 2001019412 A1	06-09-2001

EPC FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82